CURRICULUM VITAE

Ms. Suryawanshi Shubhangi Vishal

ME(VLSI & ES)

Assistant Professor
Electronics and telecommunication Engineering
4.5 years Teaching Experience

Permanent Address:
24, Garud Colony,
B/H Jaihind Mangalkarayalaya,
Deopur, Dhule
Pin-424002
E-mail: ssb1692@Gmail.com
Contact No. 9423322337

Educational Qualification:

Exam	Month and Year Of Passing	University/Board	Percentage/ SGPA		Grade
ME (VLSI & ES)	May-2017	Savitribai Phule Pune University Pune	Sem IV	9.00	Distinction
			Sem III	7.32	First class
			Sem II	6.64	First class
			Sem I	7.20	First class
B.Tech (ExTc)	May-2013	Dr. Babasaheb Ambedkar Technological University (Dr. BATU) Lonere	Sem VII	7.83	Distinction
			Sem VI	7.50	Distinction
			Sem V	7.92	Distinction
			Sem IV	6.55	First class
			Sem III	6.09	First class
			Sem II	5.96	First class
Diploma (E&TC)	July-2010	MSBTE	*84.36%*		Distinction
S.S.C.	March-2007	Maharashtra State Board	*78.00%*		Distinction

ME Average Marks- CGPA- 7.540

B. Tech Average Marks-CGPA- 6.99

Teaching Experience:

INSTITUTE	SUBJECTS Taught	EXPERIENCE
North Maharashtra University's gangamai College of Engineering, Nagaon, dhule	• Embedded systems • Computer networks • Digital Electronics • Basic electrical & electronics engg.	**1yr 4months**
Savitribai Phule Pune University's Matoshri College of Engineering and Research Center, Eklahare, Nashik	• Logic design & Computer organization • Microprocessor • Computer Networks • Soft Skills	**5 months**
Savitribai Phule Pune University's Late Sau. Kantabai Bhavarlalji JainCollege of engineering, Chandwad,Nashik	• Electronics devices and circuits, • Digital Electronics and logic design • Integrated Circuits& Applications • Digital Signal Processing	**2yr 5months**

Objective: To get opportunity in a reputed Institution; which will fulfill my goals in life, which include excellent practical knowledge and professional perfection through hard work, reliability and teamwork.

Technical Skills:

Embedded C, VHDL, CISCO, MATLAB, MULTISIM,VIRTUAL lab Simulators IEEE conferences, NPTEL Courses, FTTPs.

Industrial Exposure / Training:

PCB layout Design Software

IN PLANT TRAINING AND WORKSHOPS:

Company	Duration	Key Learning's
SPAN CONTROLS	30 days	PCB Layout Design
Conducted by department	2 days	PCB designing using EAGLE software
dept	2 days	CISCO Packet Tracer
Coreal Technologies	2 days	Digital Signal Processing Using XILINX FPGA

Area Of Interest:
Embedded Systems, Design of digital electronics, Communication Engineering

ACADEMIC PROJECTS:

ME Project :

Speech Enhancement Using An Efficient Adaptive Filtering Technique

It gives the concept of speech enhancement in a practical approach, using different speech enhancement algorithms. The Least Mean Square (LMS) algorithm is a basic adaptive algorithm has been extensively used in many applications as a consequence of its simplicity and robustness. This project present a novel adaptive filter for de-noising the speech signals based on unbiased and normalized adaptive noise reduction (UNANR) algorithm. To measure the ability of the proposed implementation, signal to noise ratio improvement (SNRI) is calculated.

B. Tech. Project:

Design of RFID Based Transport System for Automatic Traffic Regulation and Control Applications-

The design of a smart dynamic sensing traffic signaling system with Radio frequency for wireless application. The design is an improvement from previous research and it is software based. The result shows that the transport system is able to operate for 1**25 KHz** frequency.

Diploma Project:

Display System for Moving Messages-

It consists of 7-segment displays security with microcontroller 8051. The system is applicable for displaying notices in departments, railway platforms, etc.

Extra Curricular Activities:

- **Paper Presentation** on Digital Image Processing at Finolex Academy of Management and Technology, Ratnagiri, Technowaves, A National Level Technical Festival, 2012.
- Presented paper on FPGA Signal Processing in Radar Applications in **National Conference** at Pravara Rural Engineering College, Loni, Ahmadnagar, 2012.
- **Paper Presentation on** RFID based Automatic Transport System at Gharda Institute of Technology, Khed, Ratnagiri, A National Level Technical Symposium, 2013.
- **Paper presentation** in NATIONAL LEVEL TECHNICAL SYMPOSIUM
- **Paper presentation** in ICRTET international conference on Design of Patch Antenna
- **Paper presentation** in ICRTET2014 international conference

CO- CURRICULAR ACTIVITIES:

- Participated in **Stree-shakti** activity of the annual social gathering, 2013.
- Participated in **Musical Skit** activity of the annual social gathering, 2012.
- Participated in **Bharat Darshan Dance** activity of the annual social gathering, 2012.
- Participated in **Dodge Ball** activity of the annual social gathering, 2010.
- Awarded as the **Best Student** of the year 2007 in school level.
- Participated in **Speech Contest** on Environment in School Level.

Declaration:

I hereby declare that the information furnished above is true to the best of my knowledge.

Sachhav